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A program has been written for the Texas Instrument's TI-59 
hand-held calculator implementing the Quine-McCluskey minimization 
method for logic circuit design. This program is contained on 
multiple magnetic cards and provides the user with the capability 
for combinational l .ogic minimization of circuit design problems 
containing up to six variables. 
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INTRODUCTION 
In October 1952 W. V. Quine proposed the follow~ng Definitions 
and Theorems in order to solve the problem of reduci_ng a normal formula 
to its simplest normal equivalent. 
This normal formula is defined as any alternation of fundamental 
formulas where a fundamental formula is the conjunction of literals. 
In the following text, the Greek letter ·~· will refer to any literal, 
'¢', 'o/', 'X' will refer to any fundamental formula and·~· and·~· 
will more generally refer to any normal formula. 
DEFINITIONS AND THEOREMS 
Definitions - ¢ will be said to subsume o/ if and 
only if all the literals whereof o/ is a conjunc-
tion are among the literals whereof ¢ is a 
conjnnction. ¢ will be called a prime implicant 
of ~ if and only if ¢ implies ~ and subsumes 
no shorter formula which implies ~ ¢ will 
be called a completion of X with respect to 
~ if and only if ¢ subsumes X and contains 
all letters of ir and no others. 
Theorem 1 - Any simplest normal equivalent of ~ is an 
alternation of prime implicants of ~ 
Theorem 2 - No prime implicant of ~ 
foreign to cp 
contains letters 
Theorem 3 - If cp is a developed normal formula and 
contains all letters of o/" , then o/ implies ~ 
if and only if all completions of o/" with respect 
to <P are clauses to <P 
Theorem 4 - o/ is a prime implicant of a developed 
normal formula ~ if and only if all letters of 
o/ are among those of <f> and all completions 
of o/ with respect to <P are clauses of 
~ and there is no shorter formula o/ , subsumed 
by t/1 such that all completions of t/1 with 
respect to <I> are clauses of <I> 
Theorem 5 - If ~ is a simplest normal equivalent 
of a developed normal forumla ~ , then each clause 
of <f> subsumes a clause of ~ 
Theorem 6 - The only redundant normal formulas which are 
valid are 'pvp', 'qvq', etc. 
Theorem 7 - If no two of 
in common, and ~ 
V· • ·v ~ n' then ~ 
<f> for some i. 
<I> 1 , · · · , <P n have letters 
is a prime implicant of <f> 1 
contains letters exclusively of 
Theorem 8 If <I> 1 v · · · v <f> n (n > 1) is redundant and 
no two of <I> 1 , · · . , <I> n have letters in common, 
then any simplest normal equivalent of <f> 1 v ... v 
<I> n will be of the form ~ 1 v· · ·V 'lr n where 
'lr 1 , · · · , ~ n are equivalent respectively to 
<P 1' ···, <f> n· 
2 
Quine was able to develop a mechanical routine by which a normal 
formula would be reduced to a redundant equivalent where there were 
no superfluous clauses and none of the clauses had superfluous 
literals. This was accomplished by testing all clauses for implica-
tion in the rest of the formula, delete it, and when all clauses had 
been tested in this manner, then use the same procedure on all sub-
clauses. After the testing was complete, a redundant formula would 
be achieved. Through the use of prime implicant tables and their 
reduced versions as covered in Theorems 1-5, the simplest normal 
equivalent was found but through a more tedious method than the first 
one mentioned for locating and eliminating _redundancies. Quine 
admitted that there must be a quicker and easier adaptation of his 
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ideas in achieving the simplest normal equivalents but at the time, 
he did not see a way. · Later in November 1956, E. J. McCluskey 
adapted Quine's basic ideas to logic reduction so that they could be 
easily implemented on a digital computer. 
In November 1953 M. Karnaugh presented another approach to 
logic minimization through a graphical approach using minimizing 
charts or maps. Karnaugh took the minimizing chart developed at the 
Harvard Computation Laboratory and expanded the initial design to 
handle multi-input variables. Taking advantage of the human facilities 
for re~ogn~nggeometric patterns, the methods laid out by Karnaugh 
allowed the des.igner several short cuts in logic minimization by 
usi.ng the map (cube) representation for all possible combinations of 
a multiple-input circuit. This method presented a relatively easy and 
quick to learn procedure for logic designers; however, as the variable 
inputs increased, the mental gymnastics required for simplification 
became increasingly difficult. Karnaugh realized this and so stated 
that as the cubes became more complex (six variables and greater), 
other methods could possibly be better and simpler to use. When non-
trivial problems did arise with less than six variables, the profit-
. 
ability was easily seen due to the inherent speed and flexibility of 
Karn~ugh's map method. Because of this, as a desk-top aid for the 
l .ogic des.igner in handli.ng small to medium sized input systems, 
Karn~ugh's map method has proven to be extremely successful. 
With the two methods available for logic des.ign, Karn~ugh Maps 
and the Quine-McCluskey Technique, the designer now has two powerful 
tools for ~igital design minimization. In present day use the 
4 
Karnaugh Map is very easy and simple to use for problems with up to 
four variables. Beyond this number it becomes extremely difficult to 
be assured that one has the simplest minimization. The Quine-McCluskey 
technique was formulated so that the minimization technique could be 
implemented on a digital computer. With the Quine-McCluskey technique, 
problems with greater than four variables can be handled easily and 
the simplest realization of the function is always obtained. However, 
implementing this technique by hand is long and cumbersome. The use 
of these two methods leaves ~ gap for the designer involving from four 
to six variables. The Karn~ugh Map will not necessarily guarantee 
the simplest realization and the Quine-McCluskey technique is a very 
lo.ng and tedious process. To bri.dge this gap, a program for use on 
the TI-59 hand calculator has been developed using the Quine-McCluskey 
minimization method. 
A set of algorithms has been designed and implemented, adapting 
the Quine-McCluskey method to the TI-59. The developed algorithms and 
requirements are covered later in this paper, and a listing of the 
program is shown in Appendix A. Program utilization is demonstrated 
by a five variable logic design example. Afterwards, conclusions on 
the uses and limitations of the program are presented. 
I. REVIEW OF THE QUINE-McCLUSKEY ALGORITHM 
Although the Karnaugh-Map is a powerful tool in combinational 
logic design, there is no specific, straightforward procedure in 
obtaining the smallest possible set of products. A tabular method 
developed by W. V. Quine and E. J. McCluskey guarantees the best 
second order or level realization. This method is an organized 
approach in searching for all possible combinations of zero-cubes 
into higher dimension cubes. These cubes correspond to the Karnaugh 
Map in the following manner; zero cubes are equivalent to single 
squares, one-cubes are equivalent to adjacent squares and so forth 
on the K-Map. Selection of minimal combination of these cubes is 
realized for the desired function. 
At this point the Quine-McCluskey technique will not be formally 
discussed 1 however, a simple outline of the basic steps will be 
presented. For a more in depth discussion of the Quine-McCluskey 
technique, the Hill, Peterson text and the Dietmeyer text found in 
the Bibl~ography section cover the subject amply. 
The initial step in a Quine-McCluskey solution is the listing of 
minterms. From these minterms, the one-cubes are determined by 
combining two zero-cubes (minterms) which are identical except for 
one variable. The comparison process is repeated between all min-
terms, and if any fail to combine, these are then considered prime 
implicants. 
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The next step is to make the same comparison as above, but now 
search for two cubes. Two-cubes are two one-cubes that have been 
combined by the same criteria and .again differ by just one variable. 
If any one-cubes do not combine, they are prime implicants. This 
procedure will keep repeating as the cubes become larger, until no 
more cubes can be created. 
The resulting prime implicants are the minimum combinations 
required to realize the function. 
II. ALGORITHM ADAPTATION TO THE TI-59 
In adapting the Quine-McCluskey technique to the TI-59, 
many problems had to be overcome. The first and most important 
was memory requirements for number storage. In a six variable 
logic problem the memory required was found to exceed the 100 
~egister capability on the TI-59. To allow the Quine-McCluskey 
technique to be used on the TI-59, the following initial steps 
had to be used. 
1. If the total number of minterms is greater 
than 32, then replace the minterms with 
maxterms and use an inverter on the output. 
2. Use number packi.ng in the registers. Up to 
four numbers are placed within a register. 
3. The stor.age of min term combinations (next 
~igher cubes) will start at a low number in 
memory and increment, and the storage of 
possible prime implicants will start at high 
memory and decrement. 
The utilization of the above steps reduced the required memory 
to less than 65 ~egisters. 
Once the memory requirement problems were solved, the next 
problem· was to develop ~lgorithms for memory utilization. Again size 
was the major constraint on the p~ogram development, so speed was 
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sacrificed as a trade-off. The resulting program was designed for 
use on four cards with five sections. 
The card design was set-up for minimum card usage. The first 
card, titled Selection/Data Organization, contains on side 1 the 
initial memory, set-up and initialization, and on side 2 another 
memory set-up and initialization for a later part in the program. 
Card 2 contains on both sides PASS 1; card 3 contains on both sides 
PASS 2; and card 4 contains on the first side PASS 3; and side 2 is 
not used. This allows sto~age of the program with over 1000 steps 
to be contained on only four cards. 
The follow~ng is a detailed discussion of the five program 
sections with structured flow diagrams of all sections shown in 
Figures 1 - 5. (A discussion on the following flow diagrams is 




Card 1/Side 1 
- Initially the program steps and memory registers 
are changed to accomodate the requirements of 
both PASS 1 and PASS 2. All minterms or maxterms 
as the case may be are then entered at this 
point of the program. It is up to the designer 
to place the numbers into groups that differ 
from each other by the number of bits set in the 
binary form, i.e., for a six variable input: 
DECIMAL BINARY RESPECTIVE 
VALUE VALUE GROUPING 
1 000001 group 1 
3 000011 group 2 
4 000100 group 1 
15 001111 group 4 
33 100001 group 2 
2. PASS 1 
Card 2 
3. PASS 2 
Card 3 
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When these. groups of numbers are entered into 
the calculator, they are then packed in memory 
four numbers to a register for conservation of 
space. Pointers are also set up for the begin-
ing locations of each group and the number of 
minter.ms/maxterms that are within each of these 
groups. These pointers and group quantities 
will be used in PASS 1 when comparisons are made 
between these new groups. 
- At this point the zero-cubes (the groups 
created in the previous section) are compared 
for the possible formation of one-cubes or the 
determination of zero-cube prime implicants. 
By using both the pointers and group quantities 
for the first two groups, the following compari-
son is made for each number in group one versus 
group two. 
GROUP 1 (Xl) 
GROUP 2 (X2) 
X2 - Xl = 1, 2, 4, 8, 16, 32 
If the test is true then the numbers Xl and X2 
are stored in a higher location in memory as 
a one-cube with two one-cubes per memory loca-
tion. These combinations are then grouped · 
according to the way they are formed. Group 1 
and. group 2 zero-cubes will form group 1 one-
cubes, group 2 and group 3 zero-cubes will form 
group 2 one-cubes and so forth. If a number in 
group one is not used to form a one-cube then 
that number is stored in decrementing registers 
at #79 and is considered a prime implicant. 
When all numbers in group one have been tested, 
the same procedures happen with group two numbers 
versu~ group three numbers and so forth until 
all groups have been tested. Again pointers .and 
quantities for the created one-cube groups are 
maintained for the next section of comparisons 
in PASS 2. At this time all the prime implicants 
found in decreasing memory locations starting at 
#79 until a zero has been found must be physically 
recorded for the final solution. 
- This section of the program compares one-cubes 
for the possible formation of two-cubes or the 
determination of one- cube prime implicants. By 
using both the pointers and group quantities 










compared as previously done in PASS 1 but the 
following test is used instead. 
GROUP 1 (Xl, Yl) Yl - Xl = Y2 - X2 and 
GROUP 2 (X2, Y2) X2 - Xl = ;t, 2, 4, 8, 16, 32 
If the test is true then the numbers Xl, Yl and 
X2, Y2 are stored in another location in memory 
as two-cubes with one two-cube per memory loca-
tion. These combinations are again grouped as 
previously done according to the way that they 
are formed. Group 1 and group 2 one-cubes will 
form the group 1 two-cubes, group 2 and group 3 
one-cubes will form the group 2 two-cubes and so 
forth. If a one-cube is not used to form a two-
cube then that one-cube is stored in decreasing 
memory starting at location #79. When all numbers 
in group one have been tested, the same procedures 
happen with the group 2 one-cubes and the group 3 
one-cubes and continues until all one-cube groups 
have been tested. Again pointers and quantities 
for the created two-cube groups are maintained 
for the next section of comparisons in PASS 3. 
At this time all the prime implicants found in 
decreasing memory locations starting at #79 until 
a zero has been found must be physically recorded 
for the final solution. 
- At this point the memory allocation within the 
calculator is changed to allow less room for 
program storage required by PASS 3. The memory 
size for data storage at the same time is 
increased to accomodate the increase in memory 
required by the three-cubes that are created in 
PASS 3. 
- In this final section of the program all the 
two cubes in the groups created in the previous 
section are compared for the possible formation 
of three-cubes or the determination of two-cube 
prime implicants. By using both the pointers 
and group quantities for the first two groups, 
the following comparison is made for each two-
cube in group 1 versus each two-cube in group 2. 
GROUP 1 (Wl, Xl, Yl, Zl) Wl - Xl = W2 ~X2 and 
GROUP 2 (.W2, ..X2, Y2, Z2) W2 - Wl = 1,2,4,8,16,32 
If this test is true then the numbers Wl, Xl, Yl, 
Zl and W2, X2, Y2, Z2 are stored in two consecu-
tive memory locations as a three-cube starting 
11 
at location #14 in memory. If a two-cube is 
not used · to : form a three-cube then that number 
is stored at location #84 in memory to be record-
ed as a prime implicant when PASS 3 is completed. 
At this point the program is completed and all 
newly created three-cubes are to be recorded 
from memory. Starting at memory location #84 
and decreasing in order, more prime implicants 
will be found and are to be recorded. When the 
list of both three-cubes and prime implicants 
is complete, any redundancies are to be elimin-
ated and the result that is left is the minimal 
realization of the desired function. 
12 
Cha.nge Memory to 319.79( ?et all memory pointers 
Recall storage r .egister, shift by 2, store new 
min term 
~dy for new group of min terms? 7. 
NULL 
~1 min terms inputted? 7. 
Calculate total minterm Advance a-cube pointers, 
number, reinitialize some increment storaae reaister 
of the pointers 
STOP 
Figure 1. Selection/Data Organization 
Card 1/Side 1 
Change memory to 239.89, store new values and reinitialize 
reoister pointers 
STOP 
~igure 2. Selection/Data ~rganization 
Card 1/Side 2 
-
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Store new values and reinitialize register pointers 
Obtain number in first group for algorithm to compare · 
~ 
' · 
~ Do they satisfy the equation? 
Combine two groups of nos. NULL 
and store in memory 
~ 
.. 
/. All of second group tested? 
NULL 
~s first group of numbers matched any second /. group of numbers? 
NULL 
Store first group number as 
a prime implicant 
~~lof first group of numbers compared? /. 
. -
Increment pointers, get next 
first and second no . groups 
A 
-




F i gure 3o Pass 1 - Card 2 and Pass 2 - Card 3 
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-
Store new values and reinitialize register pointers 
.. ·- . . 
Obtain number in first group for <3:lgorithm. to compare. 
--- . -- -- - -
Obtain number in second group for algorithm to compg.re 
~ 
.. ... . . . 
/.: 
. . 
Do they satisfy the equation? 
.. . - - .... . ---- · ·-·-- · ' 
Combine two groups of nos. 
NULL and store in memory 
• ~ 
-- . .... . . .. . 
/. All of second group tested? 
. - , --
NULL 
~s first group number matched any second group numbe~ . N' 
NULL Store first group number as 
a prime implicant 
·~ All of first group numbers compared? /. 
Increment pointers, get next 
: first and second no. groups 
·~ Finished comparing all numbers? /. 
NULL 
STOP 
~igure 4. Pass 3 - Card 4 
III. A COMBINATIONAL LOGIC DESIGN EXAMPLE 
A simulated six variable problem involving the following minterms 
1, 2, 3, 4, 5, 6, 7, 9, 11, 13, 15, 28, 35 is presented to demonstrate 
the use of the developed p~ogram. 
Step 1-A) The number of minterms is less than 32 so 
changes for maxterms are not needed. 
B) Press key 1; read SELECTION (side 1); and 
press key A. When this is done, enter the 
minterms in the proper groups as described 
above, pressi.ng key B after each minterm 
and key C after each group. (.For the first 
group, press key 1; press key B; press key 
2; press key B; press key 4; press key B; 
press key C. Continue this process until 
all numbers have been entered) . 
Group 1 Group 2 Group 3 
1 3 7 
2 5 11 





C) When all minterms have been entered, press key D. 
NOTE: If there are numbers 0 and/or 63, they are 
to be entered in the followi.ng fashion. For the 
number 0, press key 0 and then press key A'. For 
the number 63, press key 6; press key 3 and then 
press B'. This will initialize certain flags for 
these two minterms. 
Step 2-A) Press key 1; read PASS 1 (side 1); press key 2; 
read PASS 1 (side 2); and then press key A. 
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B) After PASS 1 is completed, the prime implicants 
are stored in memory and displayed as shown below. 
With reference to the displayed information, the 
prime implicants are shown in memory 
registers from R79 down to the second 
level above 0 indication. In this case 
R77. The number in the last memory 
register indicates the next memory 
address to be interrogated for additional 
prime implicants, in this case starting 
at register R29 and decrementing until 
a 0 is found. All prime implicants must 
be recorded for future program use in the 
problem solution. 









29 R29 15 
R28 0 
As shown above, two sets of prime implicants are listed in 
registers 78 and 79. In register 77, 29 points to another 
location in memory where the number 15 is located. A 0 
follows the numbers 29 and 15, signaling the end of data in 
each section of memory. 
The recorded possible prime implicants are: 15, 28, 35. 
Step 3-A) Press key 1; read PASS 2 (side 1); press key 2; 
read PASS 2 (side 2); and then press key A. 
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B) After PASS 2 is completed, read SELECTION (side 2) , 
and press key A. 
C) Upon completion of SELECTION (side 2) , the prime 
implicants are stored in memory and displayed as 
follows. With reference to the displayed infor-
mation, the prime implicants are shown in memory 
registers from R79 down to the second level above 
o' indication, in this case R77. The number in 
the last memory register indicates the next 
memory address to be interrogated for additional 
prime implicants, in this case starting at 
r .egister R49 and decrementing until a 0 is found. 
All prime implicants must be recorded for future 





















As shown above, two sets of prime irnplicants are listed in 
registers 78 and 79. In register 77, 49 points to another 
location in memory where the prime implicant (13, 15) is 
located in register 49 and the two prime implicants (7, 15) 
and (11, 15) are located in register 48. A 0 follows the 
numbers 49 and 7151115 signaling the end of data in each 
section of memory. 
The recorded possible prime implicants are: 
(3, 35)' (6, 7)' (7' 15)' (11, 15)' (13, 15). 
D) Eliminating redundant prime implicants, the 
new list from PASS 1 and PASS 2 is - 28, 
(3, 35), (6, 7), (11, 15), (13, 15). 
Step 4-A) Press Key 1; read PASS 3 (side 1); press key A. 
B) After PASS 3 is completed, the prime implicants 
are stored in memory and displayed as follows. 
With reference to the displayed information, 
the prime implicants are shown in memory 
~egisters from R84 down to the second level 
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above 0 indication, in this case RBO. The number 
in the last memory register indicates the next 
memory address to be interrogated for additional 
prime implicants, in this case starting at 
register R32 and incrementing until a 0 is found. 
All prime implicants must be recorded for future 


































As shown, four sets of prime implicants are listed in 
registers 81, 82, 83, 84. In register 80, 32 points to 
another location in memory where the numbers listed in 
registers 32 through 37 are. A 0 follows the numbers 
32 and 9131115 signaling the end of data in each section 
of memory. 
The recorded possible prime implicants are: 
(2, 3, 6, 7) t (4, 5, 61 7) 1 (31 7, 11, 15) 1 
(51 7 1 13 1 15) 1 ( 91 ll 1 13 1 15) 1 (51 7 1 13 t 15) 1 
(9, 11, 13 , 15). 
C) Eliminating redundant prime implicants, the 
new list from all three passes is - 28, (3, 35) 1 
(2, 3, 6, 7), (4, 5, 6, 7) (9, 11, 13, 15). 
D) The 3-cubes are found starting in register 14 
(2 registers per cube). 
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form one 3-cube 
1050913 
3071115 
1090311 (1, 3, 5, 7, 9, 
5130715 





E) Recordi.ng these numbers and combini.ng them with 
the . other prime implicants apd eliminating 
redundant implicants, the final list isc 
(28), (3, 35), (2, 3, 6, 7), (4, 5, 6, 7), 
(1, 3, 5, 7, 9, 11, 13, 15). 
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Step 5 - The minimal realization for the desired function 
has been achieved. 
The run time on the calculator for this program was 19 minutes 
while the time to solve the same problem by hand with one 
repeat for check purposes took approximately 14 minutes. 
IV. CONCLUSION 
The objective for developi_ng this program was to provide an aid 
to the digital designer. The sacrifice of program execution time for 
program code and memory size (i.e.~ routines to pack and move numbers 
in and out of registers is very costly in execution time) , and the 
actual speed of the calculator resulted in the program running slower 
than if accomplished by hand, by a person experienced with both Quine-
McCluskey and Karnaugh Maps. Because of this, when faced with either 
an extremely simple or a complicated problem, it would not be time or 
cost effective to use this program. However, in the solution of a 
problem of intermediate complexity, this program would be very bene-
ficial. The time/cost for a solution would be about the same as if 
accomplished by hand and would free the designer to perform other 
tasks while the program is running. When more steps and/or memory 
become available, the speed of this pr_ogram will be significantly 
increased requiring less time than if done by hand. At this point, 
problems in all complexities would be easily suited for this redesigned 
pr_ogram and increase the desirability to use it. 
Currently there is only one other hand-held calculator that would 
use this p~ogram, the HP-41C. To adapt from the TI-59 to the HP-41C 
would be a relatively simple task, and because of the greater amount 
o f step s/memory available, the speed as discussed above can be 
achieved . 
As the power of the hand-held calculators increase, so will the 
power of the Quine-McCluskey technique on them. 
APPENDIX A 





000 76 LBL 046 22 INV 092 07 7 011 69 OP 
001 11 A 047 67 EQ 093 . 09 9 012 36 36 
002 08 8 048 00 00 094 42 STO 013 00 0 
003 69 OP 049 55 55 095 09 09 014 72 ST* 
004 17 17 050 00 0 096 04 4 015 06 06 
005 47 CMS 051 42 STO 097 00 0 016 01 1 
006 02 2 052' 08 08 098 42 STO 017 04 4 
007 06 6 053 69 OP 099 05 05 018 42 STO 
008 42 STO 054 20 20 100 01 1 019 04 04 
009 00 00 055 92 RTN 101 05 5 020 09 9 
010 42 STO 056 76 LBL 102 42 STO 021 42 STO 
011 09 09 057 13 c 103 00 00 022 05 05 
012 42 STO 058 43 RCL 104 43 RCL 023 08 8 
013 15 15 059 07 07 105 06 06 024 04 4 
014 01 1 060 55 .. -. 106 42 STO 025 42 STO 
015 06 6 061 05 5 107 08 08 026 07 07 
016 42 STO 062 95 = 108 69 OP 027 01 1 
017 06 06 063 22 INV 109 38 38 028 00 0 
018 02 2 064 59 INT 110 09 9 029 42 STO 
019 06 6 065 32 X=T 111 42 STO 030 00 00 
020 42 STO 066 00 0 112 06 06 031 02 2 
021 15 15 067 67 EQ 113 91 R/S 032 02 2 
022 01 1 068 00 00 114 76 LBL 033 42 STO 
023 00 0 069 72 72 115 16 A' 034 10 10 
024 42 STO 070 69 OP 116 86 STF 035 69 OP 
025 05 05 071 20 20 117 03 03 036 38 38 
026 92 RTN 072 42 RCL 118 91 R/S 037 91 R/S 
027 76 LBL 073 00 00 119 76 LBL 038 00 0 
028 12 B 074 72 ST* 120 17 B' 039 00 0 
029 32 X=T 075 06 06 121 86 STF 040 00 0 
030 01 1 076 43 RCL 122 04 04 
031 00 0 077 07 07 123 91 R/S PASS 1 
032 00 0 078 72 ST* 000 76 LBL 
033 64 PD* 079 05 05 SELECTION - 001 11 A 
034 00 00 080 69 OP Side 2 002 87 IFF 
035 32 X=T 081 25 25 000 76 LBL 003 03 03 
036 74 SM* 082 69 OP 001 11 A 004 10 E' 
037 00 00 083 26 26 002 09 9 005 22 INV 
038 69 OP 084 00 0 003 69 OP 006 86 STF 
039 27 27 085 42 STO 004 17 17 007 03 03 
040 69 OP 086 07 07 005 69 OP 008 69 OP 
041 28 28 087 42 STO 006 33 33 009 26 26 
042 05 5 088 08 08 007 43 RCL 010 43 RCL 
043 32 X=T 089 92 RTN 008 03 03 011 05 05 
044 43 RCL 090 76 LBL 009 72 ST* 012 72 ST* 
045 08 08 091 14 D 010 06 06 013 06 06 
22 
014 73 RC* 065 21 21 116 43 RCL 167 67 EQ 
015 00 00 066 95 = 117 23 23 168 18 C' 
016 42 STO 067 42 STO 118 65 X 169 61 GTO 
017 01 01 068 21 21 119 01 1 170 15 E 
018 69 OP 069 43 RCL 120 00 0 171 69 OP 
019 20 20 070 02 02 121 00 0 172 23 23 
020 73 RC* 071 42 STO 122 95 = 173 43 RCL 
02+ 00 00 072 03 03 123 42 STO 174 03 03 
022 42 STO 073 43 RCL 124 23 23 175 32 X=T 
023 02 02 074 22 22 125 59 INT 176 73 RC* 
024 43 RCL 075 32 X=T 126 42 STO 177 04 04 
025 00 00 076 00 0 127 24 24 178 22 INV 
026 42 STO 077 22 INV 128 94 +I- 179 67 EQ 
027 04 04 078 67 EQ 129 85 + 180 14 D 
028 69 OP 079 14 D 130 43 RCL 181 87 IFF 
029 24 24 080 69 OP 131 23 23 182 01 01 
030 43 RCL 081 21 21 132 95 = 183 13 c 
031 08 08 082 43 RCL 133 42 STO 184 43 RCL 
032 32 X=T 083 01 01 134 23 23 185 22 22 
033 43 RCL 084 32 X=T 135 43 RCL 186 72 ST* 
034 00 00 085 43 RCL 136 24 24 187 09 09 
035 77 GE 086 02 02 137 32 X=T 188 69 OP 
036 10 E' 087 22 INV 138 00 0 189 39 39 
037 76 LBL 088 67 EQ 139 67 EQ 190 61 ' GTO 
038 12 B 089 12 B 140 01 01 191 13 c 
039 73 RC* 090 43 RCL 141 71 71 192 76 LBL 
040 01 01 091 25 25 142 43 RCL 193 52 EE 
041 71 SBR 092 32 X=T 143 24 24 194 42 STO 
042 52 EE 093 01 1 144 75 195 20 20 
043 42 STO 094 22 INV 145 43 RCL 196 43 RCL 
044 21 21 095 67 EQ 146 22 22 197 20 20 
045 76 LBL 096 00 00 147 95 = 198 55 . -
046 13 c 097 05 05 148 32 X=T 199 
. 
01 1 
047 22 INV 098 69 OP 149 01 1 200 00 0 
048 86 STF 099 25 25 150 67 EQ 201 00 0 
049 01 01 100 00 0 151 18 C' 202 95 = 
050 43 RCL 101 42 STO 152 02 2 203 42 STO 
051 21 21 102 25 25 153 67 EQ 204 20 20 
052 65 X 103 61 GTO 154 18 C' 205 32 X=T 
053 01 1 104 00 00 155 04 4 206 93 
054 00 0 105 05 05 156 67 EQ 207 05 5 
055 00 0 106 76 LBL 157 18 C' 208 22 INV 
056 95 = 107 14 D 158 08 8 209 77 GE 
057 42 STO 108 73 RC* 159 67 EQ 210 01 01 
058 21 21 109 03 03 160 18 C' 211 96 96 
059 59 INT 110 71 SBR 161 01 1 212 32 X=T 
060 42 STO 111 52 EE 162 06 6 213 92 RTN 
061 22 22 112 42 STO 163 67 EQ 214 76 LBL 
062 94 +I- 113 23 23 164 18 C' 215 18 C' 
063 85 + 114 76 LBL 165 03 3 216 86 STF 
064 43 RCL 115 15 E 166 02 2 217 01 01 
23 
218 73 RC* 269 42 STO PASS 2 050 72 ST* 
219 05 05 270 02 02 000 76 LBL 051 07 07 
220 65 X 271 69 OP 001 11 A 052 69 OP 
221 01 1 272 26 26 002 01 1 053 27 27 
222 .. 00 0 273 43 RCL 003 00 0 054 76 LBL 
223 00 0 274 05 05 004 42 STO 055 16 A' 
224 00 0 275 72 ST* 005 00 00 056 73 RC* 
225 00 0 276 06 06 006 42 STO 057 01 01 
226 85 + 277 61 GTO 007 02 02 058 55 . -
227 53 ( 278 14 008 02 2 
. 
D 059 01 1 
228 43 RCL 279 22 INV 009 02 2 060 00 0 
229 22 22 280 87 IFF 010 42 STO 061 00 0 
230 65 X 281 04 04 011 05 05 062 00 0 
231 01 1 282 02 02 012 07 7 063 00 0 
232 00 0 283 94 94 013 09 9 064 95 = 
233 00 0 284 93 014 42 STO 065 72 ST* 
234 54 ) 285 06 6 015 06 06 066 01 01 
235 85 + 286 03 3 016 92 RTN 067 32 X=T 
236 43 RCL 287 72 ST* 017 76 LBL 068 01 1 
237 24 24 288 02 02 018 12 B 069 22 INV 
238 95 = 289 22 INV 019 73 RC* 070 77 GE 
239 72 ST* 290 86 STF 020 02 02 071 16 A' 
240 05 05 291 04 04 021 42 STO 072 76 LBL 
241 01 1 292 61 CTO 022 01 01 073 15 E 
242 44 SUM 293 12 B 023 69 OP 074 22 INV 
243 25 25 294 41 RCL 024 22 22 075 86 STF 
244 43 RCL 295 01 01 025 73 RC* 076 01 01 
245 25 25 296 72 ST* 026 02 02 077 73 RC* 
246 32 X=T 297 09 09 027 42 STO 078 01 01 
247 01 1 298 69 OP 028 03 03 079 65 X 
248 67 EQ 299 26 26 029 43 RCL 080 01 1 
249 15 E 300 00 0 030 02 02 081 00 0 
250 69 OP 301 72 ST* 031 42 STO 082 00 0 
251 25 25 302 06 06 032 04 04 083 00 0 
252 00 0 303 22 INV 033 69 OP 084 00 0 
253 42 STO 304 86 STF 034 24 24 085 95 = 
254 25 25 305 01 01 035 43 RCL 086 72 ST* 
255 61 GTO 306 22 INV 036 05 05 087 01 01 
256 15 E 307 86 STF 037 72 ST* 088 59 INT 
257 76 LBL 308 02 02 038 00 00 089 42 STO 
258 10 E' 309 69 OP 039 60 OP 090 16 16 
259 22 INV 310 36 36 040 20 20 091 73 RC* 
260 87 IFF 311 43 RCL 041 43 RCL 092 01 01 
261 09 09 312 06 06 042 08 08 093 32 X=T 
262 02 02 313 42 STO 043 32 X=T 094 00 0 
263 79 79 314 08 08 044 41 RCL 095 22 INV 
264 00 0 315 09 9 045 02 02 096 67 EQ 
265 42 STO 316 42 STO 046 77 GE 097 01 01 
266 22 22 317 07 07 047 10 E'. 098 11 11 
267 43 RCL 318 91 R/S . 048 43 RCL 099 69 OP 
268 01 01 319 00 0 049 05 05 100 21 21 
24 
101 43 RCL 152 55 . 203 59 !NT 254 18 C' -. 
102 01 01 153 01 1 204 42 STO 255 02 2 
103 32 X=T 154 00 0 205 09 09 256 67 EQ 
104 73 RC* 155 00 0 206 43 RCL 257 18 C' 
105 02 02 156 00 0 207 19 19 258 04 4 
106 22 INV 157 00 0 208 55 ..!. 259 67 EQ . 107 67 EQ 158 95 = 209 01 1 260 18 C' 
108 16 A' 159 42 STO 210 00 0 261 08 8 
109 61 GTO 160 09 09 211 00 0 262 67 EQ 
110 12 B 161 32 X=T 212 95 = 263 18 C' 
111 73 RC* 162 01 1 213 59 !NT 264 01 1 
112 01 01 163 22 INV 214 42 STO 265 06 6 
113 22 !NV 164 77 GE 215 20 20 266 67 EQ 
114 59 INT 165 01 01 216 65 X 267 18 C' 
115 72 ST* 166 50 50 217 01 1 268 03 3 
116 01 01 167 43 RCL 218 00 0 269 02 2 
117 43 RCL 168 09 09 219 00 0 270 67 EQ 
118 16 16 169 65 X 220 95 = 271 18 C' 
119 55 .!.. 170 01 1 221 94 +/- 272 61 GTO . 
120 01 1 171 00 0 222 85 + 273 01 01 
121. 00 0 172 00 0 223 43 RCL 274 50 50 
122 00 0 173 00 0 224 19 19 275 76 LBL 
123 95 = 174 00 0 225 75 276 18 C' 
124 59 INT 175 95 = 226 43 RCL 277 43 RCL 
125 42 STO 176 42 STO 227 20 20 278 16 16 
126 17 17 177 09 09 228 95 = 279 65 X 
127 43 RCL 178 59 INT 229 42 STO 280 01 1 
128 16 16 179 42 STO 230 21 21 281 00 0 
129 75 180 19 19 231 32 X=T 282 00 0 
130 53 ( 181 43 RCL 232 43 RCL 283 00 0 
131 43 RCL 182 09 09 233 18 18 284 00 0 
132 17 17 183 32 X=T 234 22 INV 285 85 + 
133 65 X 184 00 0 235 67 EQ 286 43 RCL 
134 01 1 185 22 INV 236 01 01 287 19 19 
135 00 0 186 67 EQ 237 67 67 288 95 = 
136 00 0 187 02 02 238 53 ( 289 72 ST* 
137 54 ) 188 00 00 239 43 RCL 290 05 05 
138 75 189 69 OP 240 19 19 291 86 STF 
139 43 RCL 190 23 23 241 75 292 01 01 
140 17 17 191 43 RCL 242 43 RCL 293 69 OP 
141 95 = 192 03 03 243 16 16 294 25 25 
142 42 STO 193 32 X=T 244 54 ) 295 43 RCL 
143 18 18 194 73 RC* 245 55 . 296 09 09 -. 
144 76 LBL 195 04 04 246 01 1 297 61 GTO 
145 17 B' 196 67 EQ 247 00 0 298 01 01 
146 73 RC* 197 13 c 248 00 0 299 69 69 
147 03 03 198 61 GTO 249 95 = 300 76 LBL 
148 42 STO 199 17 B' 250 59 INT 301 13 c 
149 09 09 200 43 RCL 251 32 X=T 302 73 RC* 
150 43 RCL 201 09 09 252 01 1 303 02 02 
151 09 09 202 22 INV 253 67 EQ 304 42 STO 
25 
305 03 03 033 01 01 083 19 D' 133 00 0 
306 87 IFF 034 72 ST* 084 69 OP 134 00 0 
307 01 01 035. 07 07 085 21 . 21 135 00 0 
308 15 E 036 69 OP 086 22 INV 136 00 0 
309 43 RCL 037 37 37 087 86 STF 137 95 = 
310 16 16 038 00 0 088 01 01 138 42 STO 
311 72 ST* 039 72 STi< 089 61 GTO 139 87 87 
312 06 06 040 04 04 090 12 B 140 65 X 
313 69 OP 041 72 ST* 091 76 LBL 141 01 1 
314 36 36 042 07 07 092 18 C' 142 00 0 
315 61 GTO 043 91 R/S 093 73 RC* 143 00 0 
316 15 E 044 76 LBL 094 03 03 144 95 = 
317 76 LBL 045 12 B 095 71 SBR 145 59 INT 
318 10 E' 046 43 RCL 096 52 EE 146 42 STO 
319 92 RTN 047 01 01 097 42 STO 147 88 88 
048 32 X=T 098 86 86 148 43 RCL 
PASS 3 049 43 RCL 099 32 X=T 149 87 87 
000 76 LBL 050 02 02 100 43 RCL 150 65 X 
001 11 A 051 67 EQ 101 85 85 151 01 1 
002 73 RC* 052 11 A 102 22 INV 152 00 0 
003 00 00 053 73 RC* 103 67 EQ 153 00 0 
004 42 STO 054 01 01 104 10 E' 154 95 = 
005 01 01 055 71 SBR 105 86 STF 155 22 INV 
006 43 RCL 056 52 EE 106 01 01 156 59 INT 
007 04 04 057 42 STO 107 73 RC* 157 42 STO 
008 72 ST* 058 85 85 108 01 01 158 87 87 
009 05 05 059 43 RCL 109 72 ST* 159 65 X 
010 69 OP 060 02 02 110 04 04 160 01 1 
011 25 25 061 42 STO 111 69 OP 161 00 0 
012 69 OP 062 03 03 112 24 24 162 00 0 
013 20 20 063 76 LBL 113 73 RC* 163 95 = 
014 73 RC* 064 13 c 114 03 03 164 59 INT 
015 00 00 065 43 RCL 115 72 ST* 165 42 STO 
016 43 STO 066 03 03 116 04 04 166 89 89 
017 02 02 067 32 X=T 117 69 OP 167 43 RCL 
018 43 RCL 068 73 RC* 118 24 24 168 87 87 
019 00 00 069 06 06 119 76 LBL 169 65 X 
020 42 STO 070 22 INV 120 10 E' 170 01 1 
021 06 06 071 67 EQ 121 69 OP 171 00 0 
022 69 OP 072 18 C' 122 23 23 172 00 0 
023 26 26 073 87 IFF 123 61 GTO 173 95 = 
024 43 RCL 074 01 01 124 13 c 174 22 INV 
025 08 08 075 19 D' 125 76 LBL 175 59 INT 
026 32 X=T 076 73 RC* 126 52 EE 176 65 X 
027 43 RCL 077 01 01 127 55 
. .. 177 01 1 
028 00 00 078 72 ST* 128 01 1 178 00 0 
029 22 INV 079 07 07 129 00 0 179 00 0 
030 77 GE . 080 69 OP 130 00 0 180 95 = 
031 12 B 081 37 37 131 00 0 181 5.9 INT 
032 43 RCL 082 76 LBL 132 00 0 182 42 STO 
183 87 87 
26 
184 53 ( 
185 53 ( 
186 43 RCL 
187 89 89 
188 75 
189 43 RCL 
190 88 88 
191 54 )' 
192 65 X 
193 01 1 
194 00 0 
195 00 0 
196 54 ) 
197 85 + 
198 53 ( 
199 43 RCL 
200 87 87 
201 75 
202 43 RCL 
203 88 88 
204 54 ) 
205 95 = 
206 92 RTN 
APPENDIX B 
Visible Control Logic Representation (VCLR) Description 
The basis for the technique of visible control logic 
representation (VCLR) was developed in 1973 by· I. Nassi and B. 
Schneiderman to be compatible with structured approaches. 
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A visible control logic representation is a picture of a 
software design and its primary purpose is to enable software 
designers the ability to express design in a visual, structured, 
compact format. Concentration is on the control logic of the soft-
ware design. 
Standard constructs in visible control logic representations 
are the same as those for pseudo-code: SEQUENCE, IFTHENELSE, DOCASE, 
DOWHILE, DOUNTIL and DOLOOP. Only the representations differ. 
In the following descriptions, the word "process" is defined 
to consist of either a s~ngle calculation or CALL statement, or 
any combination of structured constructs connected in a downward 
manner by single entry, single exit points. 
A SEQUENCE is defined as two processes executed consecutively. 
If "Pl" and "P2" are the processes, the sequence would appear in a 
flow chart, VCLR or pseudo-code as shown in Figure 5. 
The IFTHENELSE involves a condition test for either true or 
false followed by execution of one of two processes. True should be 
shown to the left; false to the right. In the VCLR the true path 
appears on the left side under the "T". In pseudo--code the true 
path comes immedi a t ely after the IF. If ncl" is the condition bei ng 





































Cl IF Cl 
ELSE 
Null 
NULL P2 P2 
END IF 
VCLR Pseudo-code 




Figur e 8 ~ 
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IFTHENELSE construct would be written as shown in ~igure 6. If one 
of the paths is NULL, the VCLR and pseudo-code would be written as 
shown in Figure 7. Nested IFTHENESLEs are constructed using the 
standard format shown in Figure 8. The standard indentation of the 
three columns under the IF or under the ELSE, and the columnar 
alignment of the IF , ELSE, and ENDIF should be noted. 
The DOCASE is shown in F.igure 9. It can be implemented by the 
FORTRAN "computed go to" function or assembly language "jump on 
index" function. 
DOCASE is essentially the same as IFTHENELSE except that the 
path selection i~ greater than two and all paths exit from the 
construct at point B. 
In all cases shown, "PS" is the construct executed under the 
default condition. (X) is equivalent to the nested IFTHENESLE form 
shown in (Y) . The standard indentation of the three columns under 
the DOCASE in (X) and IF and ELSE and ELSE IF in (Y) , and the columnar 
alignment of DOCASE and ENDCASE: IF, ELSE IF, ELSE, and END IF should 
all be noted. Figure 10 shows a nested IFTHENELSE format that is 
equivalent to the DOCASE in Figure 9. 
The DOWHILE is a loop construct with the following characteristics: 
1) A counter or conditi on t o be incremented or changed 
is initialized before e n t e ring the loop. 
2) A test of the counter or c ondition is performed at 
the beg inni.ng of the loop . 
3) The process to be executed must be a standard 
construct or a single statement. 
A 
1 2 3 
P1 P2 P3 
B 
Flow Chart 
(X) DOCASE C1 
C1 = 1 
P1 
Cl = 2 
P2 
Cl = 3 
P3 













1 2 3 DEF 
P1 P2 P3 P4 PS 
VCLR 
(Y) IF Cl = 1 
Pl 
ELSEIF C1 = 2 
P2 
ELSE IF C1 = 3 
P3 





Cl = 1 
C2 = 2 
C3 = 3 
= 4 




































4) The counter or condition is incremented or modified 
either by the process or at the end of the loop. 
5) The DOWHILE is terminated when the test counter or 
condition becomes false. 
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If the "Cl" is the condition which must exist for the loop to be 
executed, and "Pl" is a standard construct or a single statement, the 
DOWHILE would be written as shown in Figure 11. 
tics: 
The DOUNTIL is a loop construct with the following characteris-
1) A counter or other condition to be incremented is 
intialized before entering the loop. 
2) A process to be executed must be a standard construct 
or a single statement. 
3) The counter or condition is incremented or modified 
either by the process or near the end of the loop. 
4) The test is performed at the end of the loop. 
5) The DOUNTIL is terminated when the test counter or 
condition becomes true. 
If "Cl" is the condition which is tested after executing "Pl", and 
"Pl" is a standard construct or a single statement, the DOUNTIL would 
be written as shown if Figure 12. 
The DOLOOP is a loop construct with the following characteristics: 
1) The condition to be tested within the loop is initialized 
before enter~ng the loop. 
2) The test may be performed anywhere between the LOOP and 
ENDLOOP statement. 
3) The condition to be met to exit from the loop is tested 
by the EXITIF statement. 
4) The condition for exit is modified within the loop to 



































5) Either the process before or after the EXITIF may 
be null, but not both. 
6) The processes to be executed must be standard con-
structs or single statements. 
35 
If "Cl" is the condition which must be true to exit from the loop, 
and "Pl" and "P2" are either standard constructs or single statements, 
the DOLOOP would be written as shown in Figure 13. 
In the previous sections the major portions of the VCLR concept 
are discussed. With these discussions, application of these ideas 
in much the same way flow charts are handled in the development of 
software will tend to lead to a more structured way of describing 
the flow of data in a particular software package. 
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